

SystemVerilog for Verification

Course Description

SystemVerilog is a significant new enhancement to Verilog and includes major extensions into abstract design, test-bench, formal, and C-based APIs.

SystemVerilog also defines new layers in the Verilog simulation strata. These extensions provide significant new capabilities to the designer, verification engineer and architect, allowing better teamwork and co-ordination between different project members.

This course provides all necessary theoretical and practical know-how to write test-benches using SystemVerilog standard language.

The course goes into great depth, and touches upon every aspect of the standard with directly connected to the topics needed in the industry today.

The course combines 50% theory with 50% practical work in every meeting.

The practical labs cover all the theory and also include practical test-bench design.

The course also teaches how to write test-bench programs and employ a simulation and tools, how to build coverage-driven test-bench, use of object-oriented programming methods, use of classes, functional coverage and randomization techniques.

Course Duration

4 days

Goals

- 1. Become familiar with the verification and testing methodology
- 2. Use SystemVerilog declaration spaces
- 3. Connect test-bench program to the design
- 4. Use OOP programming
- 5. Build test-bench programs with randomization
- 6. Use threads and inter-process communication



- 7. Use of functional coverage
- 8. Become familiar with assertions
- 9. Become familiar with SystemVerilog Interface with C language

Intended Users

Hardware or software engineers who would like to design test-bench and employ verification techniques with SystemVerilog

Previous Knowledge

A basic background in digital logic, Verilog

Course Material

1. Simulator: Modelsim

2. Questa (MentorGraphics)





Table of Contents

Day #1

Introduction to SystemVerilog


- SystemVerilog history and revisions
- Key SystemVerilog enhancements for verification design

• Verification Guidelines

- o The verification process
- o The verification methodology manual
- Basic testbench functionality
- Directed testing
- Methodology basics
- o Constrained-random stimulus
- o What should you randomize?
- o Functional coverage
- o Testbench components
- o Layered testbench
- o Building a layered testbench
- o Simulation environment phases
- Maximum code reuse
- o Testbench performance

SystemVerilog Data Types

- Built-in data types
- Fixed size arrays
- o Dynamic arrays
- o Queues
- Associative arrays
- o Linked lists
- o Array methods
- Choosing a storage types
- o Constants
- o Strings
- o Expression width





• SystemVerilog Procedural Statements & Routines

- o Procedural statements
- o Tasks, functions, and void functions
- o Task and function overview
- o Routine arguments
- Returning from a routine
- Local data storage
- Time values

Connecting the Testbench and Design

- Separating the testbench and design
- o The interface construct
- o Stimulus timing
- o Interface driving and sampling
- o Connecting it all together
- o Top-level scope
- o Program-module interactions
- SystemVerilog assertions
- The ref port direction
- The end of simulation

Day #2

Basic OOP

- Introduction to OOP
- Where to define a class
- OOP terminology
- Creating new objects
- Object deallocation
- Using objects
- Static variables versus global variables
- Class methods
- Defining methods outside of the class
- Scoping rules



- Using one class inside another
- Understanding dynamic objects
- o Copying objects
- o Public versus local
- Straying off course
- o Building a testbench

• Randomization

- Introduction to randomization
- What to randomize
- Randomization in SystemVerilog
- o Constraint details
- Solution probabilities
- Controlling multiple constrained blocks
- Valid constraints
- In-line constraints
- The pre_randomize and post_randomize functions
- o Random number functions
- Constraints tips and techniques
- o Common randomization problems
- Iterative and array constraints
- o Atomic stimulus generation versus scenario generation
- o Random control
- o Random number generators
- o Random device configuration

Day #3

Threads and Interprocess Communication

- Working with threads
- Disabling threads
- o Interprocess communication
- o Events
- o Semaphores
- o Mailboxes
- o Building a testbench with threads and IPC



Advanced OOP and Testbench Guidelines

- o Introduction to inheritance
- Downcasting and virtual methods
- o Composition, inheritance, and alternatives
- Copying an object
- Abstract classes and pure virtual methods
- o Callbacks
- Parameterized classes
- o Polymorphism

Functional Coverage

- Coverage types
- o Functional coverage strategies
- o Anatomy of a cover group
- Triggering a cover group
- o Data sampling
- o Cross coverage
- o Generic cover groups
- Coverage options
- o Analyzing coverage data
- Measuring coverage statistics during simulation

Day #4

Advanced Interfaces

- o Interface concept
- Virtual interfaces
- o Connecting to multiple design configurations
- o Procedural code in an interface

Interfacing with C

- o Passing simple values
- o Connecting to a simple C routine
- Connecting to C++



- o Simple array sharing
- o Open arrays
- Sharing composite types
- o Pure and context imported methods
- o Communication from C to SystemVerilog
- Connecting other languages

Assertions

- o Specifying assertions
- o Assertions on internal DUT signals
- o Assertions on external interfaces
- Assertions coding guidelines
- Reusable assertions-based checkers
 - Simple checkers
 - Assertion-based verification IP
 - Architecture of assertion-based IP
 - Documentation and release items
- o Qualification of assertions